基于Hyperlynx VX.2.5 的DDR3仿真之一:Verifying That the Software Recognizes Your Design Correctly

article/2025/9/30 18:16:14

这是一篇基于Mentor公司 Hyperlynx VX.2.5 仿真软件针对Xilinx ZYNQ 的ZC702 PCB上DDR3内存布局布线的信号完整性仿真分析。层叠结构设置,关键信号的仿真分析,有助于我们了解基于 Hyperlynx 对 DDR3 进行信号完整性仿真的整个流程。

首先我们从实际出发,我们根据实际板厂的叠层结构阻抗计算,调整了原PCB的叠层结构。

首先打开Hyperlynx VX.2.5,导入brd文件。

 

After open a board, Verifying That the Software Recognizes Your Design Correctly.

1、Verifying That Power Supply and Signal Nets are Recognized Correctly  电源和信号网络

Ensure that the software recognizes the power supply nets in your design correctly. If it does not, specify them manually. Nets that are not recognized as power supply nets are recognized as signal nets.

The software automatically attempts to recognize power supply nets. The automatic
identification algorithm can miss power supply nets with arbitrary names or few capacitor connections, and short power supply nets that are connected to a voltage regulator module.

The software automatically recognizes a net as a power supply net if three or more capacitor are connected to it, or if it is connected to 100 or more vias. You can change these values in the Net handling area of the Preferences dialog box (Setup > Options > General > BoardSim tab).

Look for these indications that power supply nets are not recognized correctly:

  1. Undetected power supply nets can lead to some nets looking complicated and huge in the board viewer. This occurs because the software displays not only the chosen net, but also all non-power supply nets connected to the chosen net through passive components(e.g., resistors and capacitors). The connected nets are called associated nets.
  2. Simulation runs very slow, as the software attempts to simultaneously analyze huge sets of nets that are erroneously tied together.

编辑电源网络过程:

  1. Choose Setup > Power Supplies. The Edit Power Supply Nets dialog box opens.
  2. Ensure that all power supply (power and ground) nets in your design are checked in the list. If your design includes many obscurely-named power supply nets, use the Power Supply Nets Assistant to find other power supply nets that are connected to the main power supply nets by components. To use the assistant:
    a. Select the main power supply nets in your design, then click Assist.
    b. In the Power Supply Nets Assistant dialog box, select a power supply net. Connected components appear in a list to the right.
    c. Select any non-terminating components from the Connected components list that are likely to connect to other power supply nets. For example, ferrite beads, inductors, bypass capacitors, and some resistors.
    d. Select any connected power supply nets from the Connected nets list and click Add to power-supplies.
    3. Ensure that the correct voltage is assigned to power supply nets in the “Edit supply voltages” list. To change the power supply voltage for specific nets, type a value in the Voltage column.
    4. Ensure that any power supply nets connected to a plane layer (defined as type “plane” without any copper shapes) are listed in the “Assign supply nets to plane layers” list. To associate a plane layer with a supply net, next to each plane layer, click the supply net name and select the correct net from the list. This step is not required for most fully routed designs.
    5. Click OK

 

2、Verifying That Component Types are Recognized Correctly  器件模型

To ensure that the software recognizes components correctly, and your components appear in model assignment lists correctly, edit reference designator mappings.
The software recognizes a component as a resistor, inductor, IC, or other component type, by reading the prefix of the reference designator associated with the component.

Review these tips before proceeding:

  1. Unrecognized components are mapped as ICs by default.
  2. The software does not recognize diodes, transistors, relays, or crystals as specific
    component types. Map these components as ICs.
  3. To describe a discrete clamp diode or diode-terminating network, map diodes as ICs and assign an IBIS model that contains information describing the diode.

为了描述一个离散箝位二极管或二极管端接网络,将二极管映射为集成电路,并指定一个包含描述二极管信息的IBIS模型。

  1. If you choose the “Design independent” option, reference-designator mappings are
    global and apply to all designs. If you choose the “Design-specific” option, reference designator mappings apply only to the current design.
  2. If you make “Design-specific” changes to reference-designator mappings, you must reload the design for the changes to take effect.
  3. Mappings at the top of the list have highest priority. Mappings are sorted into groups based on the number of characters in the reference prefix and then alphabetically sorted within the groups.

Procedure
1. Choose Setup > Options > Reference Designator Mappings.
2. To review current mappings, scroll through the Mappings list.
3. If you have loaded a design, choose either to have your mapping apply to all designs
(“Design independent”) or apply only to the current design (“Design-specific”). If you
haven’t loaded a design, your mapping applies to all designs.
4. You can either create a new component type or change the mapping of an existing
component type:

  1. To create a new mapping, type the new reference designator (Ref.) prefix and choose the component type from the radio buttons.
  2. To change an existing mapping, select a component type from the Mappings list and then choose a new component type from the radio buttons.

5. Click Add/Apply.
6. Choose Models > Assign Models/Values by Reference Designator to open the Ref
File Editor. Scroll through the list of parts to ensure that all components are recognized
correctly

 

3、Verifying That Differential Pairs are Recognized Correctly 差分信号

Ensure that the software recognizes differentially paired nets correctly, so it can simulate them correctly. Create net name pairing rules to specify how the software automatically identifies paired nets when a board is loaded. You can also specify differential pairs manually for a design.
When you open a board design, the software reads differential pair identifying information from any assigned IBIS models, identifies nets connected by parallel terminators, and then reads the names of the remaining nets and attempts to recognize differentially paired nets based on the names of the nets.

Restrictions and Limitations 限制和局限

  1. Both nets in a differential pair must connect to at least one pair of pins on the same
    reference designator.
  2. Net naming rules do not apply to net pairs that are already identified by information in assigned IBIS models, or net pairs connected by parallel terminators. The net names in IBIS models must match the net names in your design to be recognized correctly.

Procedure

  1. With your board design open, select Setup > Differential Pairs. Check the list of differential pairs and verify that any differentially paired nets that you want to simulate are recognized.
  2. Set up differential pairing rules to enable the software to recognize differential pairs automatically when you load a board, or manually specify paired nets for your design.

If you want to...

Do this...

Create a pairing rule that applies to all designs

1. Under Differential pair net names, type characters
and wildcards, then click
Add.
2. Click
OK.

Manually specify paired nets for your
design

 

1. In the Nets list, select two nets and click the arrow button to add them to the list of paired nets on the right.
2. Click OK.
Note: The Status column displays “Invalid” if the software does not support the pairing. For example, this can happen if the nets do not connect to pins on the same component.

 

 

  1. Leave Rebuild differential pairs when loading unchecked if you want manually specified pairings to be saved when you save the session.
  2. Click OK.

 

4、Verifying the Stackup Definition 叠层结构

Verify that the stackup definition accurately represents your design.

Note
If you have a board design with multiple stackups, see Verifying the Stackup Definition for a Board Design With Multiple Stackups.

Prerequisites 先决条件

  1. Disable the Enable Multiple Stackups menu item (choose the menu item to deactivate its check mark)

Procedure

 

  1. Choose Setup > Stackup > Edit. The Stackup Editor opens.
  2. Verify the stackup definition, and make changes as needed. To change the stackup
    definition, see “Defining the Basic Stackup”.

 

Verifying the Stackup Definition for a Board Design With Multiple Stackup

Verify that the stackup layer and stackup area definitions accurately represent your design.

Prerequisites

  1. You understand Board Designs With Multiple Stackups.
  2. The master stackup definition contains all the layers used by stackup areas in your
    design.
  3. Enable the Enable Multiple Stackups menu item (choose the menu item to activate its check mark).

Procedure
1. Choose Setup > Stackup > Stackup Manager. The Stackup Manager dialog box
opens.
2. Verify stackup definitions:
a. Select a stackup and click Edit. The Stackup Editor opens.
b. Verify that the stackup represents your design, and make changes as needed. See Defining the Basic Stackup.
c. In the Stackup Manager dialog box, verify that the spreadsheet contains a stackup
definition for each stackup area in your design, and add stackups as needed. See
Defining a Stackup for a Board Design With Multiple Stackups.
d. Repeat steps a - c for other stackups and boards (for a multiple-board design).
3. Verify that each area of your board design has the correct stackup assigned to it:
a. In the Stackup Manager dialog box, select a stackup and click Select Area. The
board viewer highlights the area(s) assigned to the stackup. To remove highlighting,
click Select Area again.
b. Make stackup area changes or additions as needed. See Defining a Stackup Area for
a Board Design With Multiple Stackups.
Note
The software automatically assigns the master stackup to areas of your board design without a stackup area assigned to them.

 


http://chatgpt.dhexx.cn/article/NJQObZSE.shtml

相关文章

HyperLynx(三十一)高速串行总线仿真(三)

高速串行总线仿真(三) 1.从一个多层板工程中验证串行通道 2.在多层板中设置连接器模型 1.从一个多层板工程中验证串行通道 在本例练习中,将集中研究从芯片到插件形成的串行发射通道,并分析它的性能。 (1)打开 HyperLynx 软件&a…

HyperLynx(五)反射仿真

1.反射仿真 1.学过物理的工程师都知道,光在传输过程中不在介质的表面会发生反射和折射现象,如图所示。同样,对于信号而言,信号在传递的的过程中,遇到阻抗不连续的点(不同的介质或不同的物理结构时),一部分…

HyperLynx(十八)DDR(一)DDR简介和DDR的数据仿真

1.DDR简介 2.DDR仿真概述 3.DDR数据仿真前的数据验证 4.DDR数据仿真具体步骤 1.DDR简介 DDR(双倍速率同步动态随机存储器)是一个内存名称,意思即双倍速率同步动态随机存储器,是内存的其中一种。 DDR 总线是由 SDRAM 发展而来的一…

HyperLynx(三十)高速串行总线仿真(二)

高速串行总线仿真(二) 仿真实例 1.探索多层板中的PCI-E串行通道 2.设置叠层以减小损耗 3.分析通道的不同配置对损耗的影响 4.检测驱动端规范 5.检查接收器规范 6.通过仿真得出整个通道的驱动约束限制 1.探索多层板中的PCI-E串行通道 在本节练习中&am…

HyperLynx(二十七)电源完整性之AC去耦仿真实例(二)

电源完整性之AC去耦仿真实例(二) 1.后仿真的去耦仿真 2.去耦电容在后仿真分析中的作用 3.使用QPL文件为去耦电容分配模型 4.如何设计好电源系统 1.后仿真的去耦仿真 (1)在“开始”菜单中打开HyperLynx:“开始”→“所有程序”→“Mentor Graphics SDD…

HyperLynx(十二)BoardSim和PCB板级仿真分析(三)

1.使用曼哈顿布线进行BoardSim仿真 2.快速分析整板的串扰强度 3.交互式串扰仿真 4.Gbit信号仿真 1.使用曼哈顿布线进行BoardSim仿真 前面讲述的分析,都是在已布线的PCB上进行的。实际上,对PCB进行信号完整性、串扰、EMC分析不一定要求在物理布线之后进行…

DDR3 HYPERLYNX SI仿真

HYPERLYNX仿真DDR是非常的方便,有固定的模板可以用,这里就大致的过程和大家分享下。 ①导入PCB的数据,设置叠层,设置下电源 ②设置完成打开DDR batch-mode wizard ③本次仿真的是DDR3L,800MT。 ④添加控制器和DDR ⑤添加模型 ⑥…

HyperLynx(十一)BoardSim和PCB板级仿真分析(二)

BoardSim和PCB板级仿真分析(二) 1.设置模型 2.提取原理图 3.查看信号网络的属性 4.快速添加端接 5.普通信号网络批量仿真设置 1.设置模型 在BoardSim 中对元器件赋模型的基本方法与在 LineSim中的一样,但其中增加了特殊的部分,…

HyperLynx(六)参数扫描仿真

HyperLynx可以很好地完成原理图和PCB的串扰仿真,也非常方便PCB设计过程中批量地仿真串扰。 **耦合长度:**不管是在同一层上,还是在空间上,其耦合长度都是传输线之间相互平行的耦合区域的长度。 **串扰饱和长度:**串扰…

HyperLynx(四)差分传输线模型

1.差分传输线 在高速电路 PCB 设计中,差分传输线是一类比较特殊和重要的传输线,差分传输线简称差分线。随着电路设计技术的提升,从最早期的伪差分信号设计,到现在的差分信号设计,差分信号越来越多地应用在高速电路设计…

HyperLynx(二十三)DDR(六)DDRx总线批量仿真

HyperLynx(二十三)DDR(六)DDRx总线批量仿真 1.DDR仿真流程2.仿真前参数设置3.批处理仿真前验证4.DDR2总线批处理仿真(实例)4.1 收集设计信息并为DDRx向导准备设计电路4.2 设置DDRx向导 5.仿真结果分析解读6…

HyperLynx(二)LineSim的基本操作

LineSim的基本操作包含新建工程文件、建立仿真拓扑结构、编程传输线、分配模型、保存文件、设置仿真条件并仿真等。 1.仿真文件的保存 一般建议在新建一个工程文件时, 首先要保存为一个工程文件,然后再编辑其他部分。 在菜单栏上,选择文件(…

HyperLynx(十三)Hyperlynx前放置之对网络的EMC分析

1.设置EMC参数 2.运行EMC分析 1.设置EMC参数 1)仿真前的要求 在运行LineSim EMC仿真或BoardSim EMC仿真前,要特别注意以下两点,否则将会出现错误报警: ①有一个有效的叠层结构; ②对于需要仿真的网络,必须设置驱动。 如果正在仿真一对差分线…

hyperLynx VX2.5 PCB仿真

文章目录 1.hyperLynx VX2.5 安装 2.hyperLynx VX2.5 使用 3.hyperLynx VX2.5 PCB阻抗扫描 4.hyperLynx VX2.5 直流压降仿真 5.hyperLynx VX2.5 AC 去耦仿真 6.hyperLynx VX2.5 LPDDR4X仿真 7.hyperLynx VX2.5 LPDDR4X批量仿真 8.hyperLynx VX2.5 高速串行总线仿真 1.hyperLynx…

HyperLynx(九)HDMI仿真实例

1.眼图和眼图模板 2.HDMI眼图模板 3.在HyperLynx中设置眼图模板 4.HDMI仿真 5.HDMI设计规则总结 1.眼图和眼图模板 眼图是指一系列的数字信号在示波器或图形软件中显示的图形。简单地说就是把一连串 接收端接收到 的脉冲信号(000,001,010, …

hyperlynx si 前仿真

hyperlynx这个软件非常简单易上手,推进新手可以学习这个软件,今天就原理图仿真进行一个说明。 ①New Si Schematic ②按下图选中部品,接收端,传输线和发送端,这里把传输线阻抗调整到50ohm和实际设计的值一致。 可以用…

HyperLynx中层叠设计实例

层叠结构和材料参数对于仿真是不可或缺的,HyperLynx提供了一个比较完善的、可视化的层叠设计工具。 1.层叠编辑器界面 层叠编辑器界面如图所示: 在菜单栏上选择设置(Steup)-层叠(Stackup)-编辑&#xff08…

HyperLynx 仿真

HyperLynx step by step (5)-EMC天线仿真 2009年8月26日 大哥牛 2 条评论 EMC天线仿真和电流仿真类似,只不过探头不同。先打开Clock.tln然后,执行以下步骤 菜单Simulate->Run interactive EMC Simulation (Spectrum Analyzer),打开Spectrum Analyzer对…

HyperLynx(十四)高级分析技术

1.BoardSim中的差分对 2.建立SPICE电路连接 1.BoardSim中的差分对 对差分引脚的分析是通过为其指定差分模型完成的。差分引脚在IBIS文件中有严格的定义,但是选定了差分模型后,用户还需要指出各引脚是反相端还是非反相端。对于 LineSim和BoardSim都是如此…

SI信号仿真及软件 HyperLynx

最近在布Blackfin视觉的板子,开始看了一些高速板的资料,感觉收获挺大的。贴些东西来。 我看了些资料,主要是一篇叫High-Speed Digital System Design的文章,PCBBBS(www.pcbbbs.com)的大侠们翻译的。可以从…