vivado工程打包

article/2025/10/7 10:37:32

一般使用自带archive功能进行归档，但是归档的工程路径较乱，不能将源文件和工程进行明显的分析。一种比较常用的方法就是使用tcl脚本：

现在已经有了生成的语法模板，需要在修改下自己需要的新工程名称，并去掉一些不需要的功能使得看上去尽可能简洁明了:下面是一份来自vivado_riscv工程的参考：vivado-risc-v/vivado.tcl at master · timewh/vivado-risc-v · GitHub

# If there is no project opened, create a project
set list_projs [get_projects -quiet]
if { $list_projs eq "" } {create_project ${vivado_board_name}-riscv vivado-${vivado_board_name}-riscv -part ${xilinx_part}set_property BOARD_PART ${vivado_board_part} [current_project]
}# Create 'sources_1' fileset (if not found)
if {[string equal [get_filesets -quiet sources_1] ""]} {create_fileset -srcset sources_1
}# Create 'constrs_1' fileset (if not found)
if {[string equal [get_filesets -quiet constrs_1] ""]} {create_fileset -constrset constrs_1
}# Set 'sources_1' fileset object
set source_fileset [get_filesets sources_1]# Set 'constrs_1' fileset object
set constraint_fileset [get_filesets constrs_1]set files [list \[file normalize "rocket.vhdl"] \[file normalize "srams.v"] \[file normalize "system-${vivado_board_name}.v"] \[file normalize "../../uart/uart.v"] \[file normalize "../../sdc/sd_defines.h"] \[file normalize "../../sdc/axi_sd_fifo.v"] \[file normalize "../../sdc/axi_sd_fifo_filler.v"] \[file normalize "../../sdc/axi_sdc_controller.v"] \[file normalize "../../sdc/sd_cmd_master.v"] \[file normalize "../../sdc/sd_cmd_serial_host.v"] \[file normalize "../../sdc/sd_data_master.v"] \[file normalize "../../sdc/sd_data_serial_host.v"] \[file normalize "../../sdc/sd_data_xfer_trig.v"] \[file normalize "../../vhdl-wrapper/src/net/largest/riscv/vhdl/bscan2jtag.vhdl"] \[file normalize "../../board/${vivado_board_name}/ethernet-${vivado_board_name}.v"] \[file normalize "../../board/mem-reset-control.v"] \[file normalize "../../board/fan-control.v"] \
]
add_files -norecurse -fileset $source_fileset $files# Note: top.xdc must be first - other files depend on clocks defined in top.xdc
set files [list \[file normalize ../../board/${vivado_board_name}/top.xdc] \[file normalize ../../board/${vivado_board_name}/sdc.xdc] \[file normalize ../../board/${vivado_board_name}/uart.xdc] \
]
add_files -norecurse -fileset $constraint_fileset $filessource ../../board/${vivado_board_name}/ethernet-${vivado_board_name}.tcl# Note: timing-constraints.tcl must be last
set files [list \[file normalize ../../board/timing-constraints.tcl] \
]
add_files -norecurse -fileset $constraint_fileset $files# Set file propertiesset file_obj [get_files -of_objects $source_fileset [list "*/*.vhdl"]]
set_property -name "file_type" -value "VHDL" -objects $file_objset file_obj [get_files -of_objects $constraint_fileset [list "*/*.xdc"]]
set_property -name "file_type" -value "XDC" -objects $file_obj
set_property -name "used_in" -value "implementation" -objects $file_obj
set_property -name "used_in_synthesis" -value "0" -objects $file_objset file_obj [get_files -of_objects $constraint_fileset [list "*/*.tcl"]]
set_property -name "file_type" -value "TCL" -objects $file_obj
set_property -name "used_in" -value "implementation" -objects $file_obj
set_property -name "used_in_synthesis" -value "0" -objects $file_obj# Create block design
set current_vivado_version [version -short]
source ../../board/${vivado_board_name}/riscv-${current_vivado_version}.tclif { [llength [get_bd_intf_pins -quiet RocketChip/JTAG]] == 1 } {create_bd_cell -type module -reference bscan2jtag JTAGconnect_bd_intf_net -intf_net JTAG [get_bd_intf_pins JTAG/JTAG] [get_bd_intf_pins RocketChip/JTAG]create_bd_cell -type ip -vlnv xilinx.com:ip:debug_bridge:3.0 BSCANset_property -dict [list CONFIG.C_DEBUG_MODE {7} CONFIG.C_USER_SCAN_CHAIN {1} CONFIG.C_NUM_BS_MASTER {1}] [get_bd_cells BSCAN]connect_bd_intf_net -intf_net BSCAN [get_bd_intf_pins BSCAN/m0_bscan] [get_bd_intf_pins JTAG/S_BSCAN]
}set_property CONFIG.CLKOUT1_REQUESTED_OUT_FREQ $riscv_clock_frequency [get_bd_cells clk_wiz_0]
validate_bd_designregenerate_bd_layout
save_bd_designif { [get_files -quiet -of_objects $source_fileset [list "*/riscv_wrapper.v"]] == "" } {make_wrapper -files [get_files riscv.bd] -topadd_files -norecurse [file normalize vivado-${vivado_board_name}-riscv/${vivado_board_name}-riscv.srcs/sources_1/bd/riscv/hdl/riscv_wrapper.v ]
}
set_property top riscv_wrapper $source_fileset
update_compile_order -fileset $source_fileset

结合自动生成的tcl和这份参考简单总结下语法：两步

1，create_project

指定工程的名字、路径以及器件型号

2，文件集相关操作fileset （一共4-5步：建立、添加、设置文件属性、设置文件集属性、激活当前文件集）一般来说需要3个文件集

建立sources_1 create_fileset -srcset sources_1

添加文件 add_files -norecurse -fileset $source_fileset $files

文件集属性设置：指定top